(China (Mainland))
Product Summary
The 74HC/HCT174 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
Parametrics
QUICK REFERENCE DATA(GND = 0 V; Tamb= 25℃; tr = tf = 6 ns):
(1)tPHL/ tPLH:propagation delay( CL = 15 pF; VCC = 5 V):CP to Qn: HC=17ns,HCT=18 ns;MR to Qn:HC=13ns,HCT=17 ns; (2)fmax(maximum clock frequency): HC=99MHz,HCT=69 MHz; (3)CI(input capacitance):HC=3.5pF,HCT=3.5 pF; (4)CPD(power dissipation capacitance per flip-flop):HC=17pF,HCT=17pF
Features
(1)Six edge-triggered D-type flip-flops; (2)Asynchronous master reset; (3)Output capability: standard; (4)ICC category: MSI
Diagrams
<IMG border=0 src="http://www.seekic.com/uploadfile/ic-mfg/201271244343780.jpg">
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 74HCT174D |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER RESET |
Data Sheet |
Negotiable |
|
||||||||||||
|
74HCT174D,652 |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER |
Data Sheet |
|
|
||||||||||||
|
74HCT174D,653 |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER RESET |
Data Sheet |
|
|
||||||||||||
|
74HCT174DB,118 |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER |
Data Sheet |
|
|
||||||||||||
|
74HCT174DB,112 |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER |
Data Sheet |
|
|
||||||||||||
|
74HCT174DB |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER RESET |
Data Sheet |
Negotiable |
|
||||||||||||
|
74HCT174DB-T |
NXP Semiconductors |
Flip Flops HEX D-TYPE MASTER RESET |
Data Sheet |
Negotiable |
|
||||||||||||
